Abstract-We describe an architecture that adds a linear predictor and adaptive control to a comparator to greatly reduce its delay. The linear predictor feeds an estimated future signal to the comparator to compensate for the comparator's inherent delay. On a cycle-by-cycle basis, an adaptive controller adjusts the comparator's bias current to null residual errors that remain after the prediction. Emphasis is placed on low power consumption, including the development of a linear predictor with no static power consumption. In an experimental 1.5-m VLSI chip implementation, our scheme enabled a 45-fold improvement in the power-delay product of a simple comparator. Our scheme is ideally suited for comparators used in synchronous rectification. It is also broadly useful in applications where an asynchronous comparator is required, such as sensor interfaces, oscilloscope triggers, some types of analog-to-digital converters, and spiking-neuron circuits. The difference equations that govern our adaptive scheme may be represented by a unimodal discrete map. Therefore, near the limits of the scheme's stable regime of operation, we were able to experimentally confirm that there was a period-doubling route to chaos.
I. INTRODUCTION

C
OMPARATORS were developed with the introduction of the first dc-coupled amplifier, at the dawn of the field of electronics. Since then, comparators have remained a very important building block for many types of circuits, including analog-to-digital converters (ADCs) [1] , power converters, sensor circuits, and many other types of mixed-signal systems. Over the years, researchers have improved comparator performance in areas such as sensitivity, offset, speed, and power consumption through the use of multistage topologies and other circuit methods [2] , [3] .
Many of the improvements to comparators have focused on improving the comparator as an isolated circuit rather than as part of a larger system. In many applications, e.g., in ADCs and power converters, knowledge of the signals driving the comparator (for example, pulse-frequency modulation of power converters) may be used to improve the performance of the comparator.
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Digital Object Identifier 10.1109/TCSII. 2003.815026 works well for input signals that are monotonic for a length of time before comparator tripping, including waveforms such as triangle waves or sinusoids. The comparator achieves its best performance when there is a high degree of cycle-to-cycle correlation in the input (which need not be periodic). Our circuit consists of an asynchronous comparator and a continuous-time predictive filter, calibrated with an adaptive control loop. Each element of the circuit has been the subject of significant prior research, but we are unaware of any circuit that has combined these elements.
With the growing popularity of digital signal processors in many products, discrete time filters have been developed to a rather high level of sophistication. In particular, special classes of predictive filters have been devised [4] . Because of the relative paucity of analog computational power, there has been little work done involving continuous-time predictors. Even though the basic principles behind continuous-time prediction have been known for centuries (in the form of Taylor series and other methods), many of the continuous-time predictors that have been developed are based on continuous extensions of discrete-time mathematics [5] . The present implementation of the adaptive comparator uses a most basic first-order predictor.
Although synchronous comparators have been designed with delays on the order of 1 or 2 ns, even using 1980s integrated circuit technology [6] , less research has been done on asynchronous comparators, which typically have delays at least 10 times greater than those of synchronous comparators [7] , [8] . As with the predictor, the comparator that we use is one of the simplest designs possible and shows that excellent absolute performance is possible even with simple implementations.
Adaptive controllers alter the parameters of feedback loops to keep performance optimal, even with a changing plant. Both continuous-time and discrete-time adaptive controllers have been demonstrated that provide good closed-loop performance as the plant changes. Our comparator has only a single control parameter, the bias current, keeping the circuitry efficient by eliminating the problem of deciding which of several parameters to adjust.
In Section II, we introduce and analyze the adaptive comparator and present a feedback block diagram. In Section III, we present experimental results, showing examples of the performance improvements possible. Section IV shows theoretical and experimental circuit details of the comparator and an analysis of its optimal regimes of operation. We also include a discussion of the chaotic behavior of the system in unstable regions of operation. In Section V, we discuss the other circuit blocks of the scheme with a focus on the effects of circuit nonidealities. In Section VI, we suggest directions for future work and conclude by summarizing the key advances of the paper. 
II. CIRCUIT AND ANALYSIS
A. Loop Introduction
A simplified schematic diagram of the adaptive comparator is shown in Fig. 1 . A linear predictor feeds an estimate of the input signal at a future time to the comparator. The future estimate is generated by setting the trip voltage of the comparator below the desired reference trip voltage by an amount determined by a linear predictor. The effective negative delay of created by the predictor is added to the comparator delay, resulting in an overall delay of zero. Because the predictor lookahead delay must match the comparator delay, adaptive control is necessary to ensure robust operation over variations in manufacturing, supply voltage, temperature, and drift. The error sampler in Fig. 1 senses the voltage at the time the comparator trips, thus providing information on whether the comparator has tripped too early or too late. The charge pump increases the comparator bias current if a decrease in comparator delay is necessary, and vice-versa. Thus, the correction in comparator bias current decreases the mismatch between the predictor and the comparator for future comparison cycles.
If this correction scheme is applied to a repeating ramp input, near-perfect cancellation of delay can be achieved after several cycles of comparison. However, even nonramp signals like sinusoids, which are not perfectly predicted by the simple predictor, cause an error that the adaptive controller can compensate for.
B. Loop Analysis
The comparator control loop is an iterated discrete-time feedback system, because the sampling capacitor clocks the loop. To evaluate stability and convergence, we must determine whether the magnitude of the error increases, decreases, or oscillates from cycle to cycle. It is best to break the analysis of the loop into two different regimes: large signal settling and small-signal settling and stability.
The large signal case is illustrated in Fig. 2 . Starting at the bottom, the comparator has a certain delay , which is inversely proportional to its bias current. This delay is cancelled by the predictor to some degree. The resulting time error, multiplied by the input slope , yields an error voltage, which is sampled on the sampling capacitor . The charge pump moves the sampled charge to the compensation capacitor , which is tied to the gate of a PMOS bias transistor in the comparator, thus closing the loop. The system is nonlinear due to the subthreshold exponential dependence of the comparator's bias current on its bias voltage, and also because of the reciprocal dependence of comparator delay on bias current as shown in Fig. 2 . Fortunately, the presence of two limitations, namely, saturating correction and charge pump slewing simplifies our analysis of the system.
The first limitation of saturating correction occurs because of finite voltage rails. Our analysis assumed that the input signals are voltage ramps. This assumption is good on a local scale, but not globally, because ramps have infinite range. Because the circuit has finite supply rails, the error voltage is clipped to a value on the order of 2 V or less, for our test case with a 3-V reference and 5-V rails. The error voltage is multiplied by the ratio of to , and used to adjust . In the present implementation of the adaptive comparator, is 200 fF, while is 5 pF. This implies that the greatest adjustment possible to is about 80 mV per cycle. The second slew limitation occurs in the charge pump: If the bias current of the charge pump operational transconductance amplifier (OTA), , is very low to ensure low leakage between corrections, then the charge pump will not settle completely between cycles. The greatest correction to that can be achieved in a cycle is then , where is the length of time that the sampling capacitor is connected to the charge pump during a cycle (corresponding to a high output of the comparator). For example, with pA, pF, and s, the maximum correction is 10 V per cycle.
To ensure convergence, we must check to make sure that the sign of the feedback is correct: Assume, for example, that the comparator delay is too long. This condition will produce a positive error voltage and a negative correction to . This adjustment, fed into the gate of the PMOS bias transistor, will increase the current flowing through the comparator, reducing the delay on the next cycle, as desired. An opposite correction occurs if the comparator delay is too short. Thus, if there is a large error in the comparator delay, will advance linearly toward its correct value at a rate determined by the minimum of the two slew limitations, followed by a comparatively short period of small-signal exponential settling. Once approaches to within a few steps of its equilibrium value, we may use a small signal model to determine the rest of the settling behavior.
In the small-signal regime, there is, by definition, no saturation or slewing, so we may use a linearized model for the comparator, charge pump, and bias transistor. For the bias-current-determining transistor in the comparator, we use a subthreshold transconductance model in which , where is the transistor's transconductance, is its dc current, is the subthreshold exponential parameter, and V is the thermal voltage. To linearize the comparator, we must find the derivative of the comparator delay with respect to bias current , as shown in (1) (
The results of these calculations are shown in a new small-signal loop in Fig. 3 . Combining the gain terms around the loop, we find that
where is the deviation from the equilibrium value of the bias voltage on the th cycle. For stability, we require that the right-hand side of (3) have a magnitude less than 1; sign is unimportant for stability, determining only whether the convergence or divergence is monotonic or oscillatory.
Note that the right-hand side of (3) can be zero, corresponding to single-cycle convergence of the feedback loop. Such operation is ideal, and for a given application, the designer should choose component values to approximate this mode of operation as closely as possible.
It is also possible for the right-hand side of (3) to become arbitrarily negative, introducing the possibility of growing oscillations. If the system becomes unstable in this manner, the jitter will begin to grow, until the comparator trip point jumps back and forth about the actual crossing over an increasingly large range. Because of the limitations of the large-signal model, the oscillations in the bias voltage cannot grow beyond a few tens of millivolts, limiting the effects of instability.
Unless special provisions are made, in a given implementation, each quantity on the right-hand side of the equation will be fixed with the exception of , the input slope. For a given circuit, using (4), it is thus possible to calculate the critical value of at which the system should become unstable (4) With the values used in this implementation of the adaptive comparator (and at a simulated value of 0.794), is computed to be 1.637 V/ s. This value is exactly twice the value that will yield single-cycle convergence.
III. EXPERIMENTAL RESULTS
This section details the tests and results performed on a number of different chip implementations of standard and adaptive comparators. The chips were fabricated in the AMI ABN 1.5-m process, administered by MOSIS. This process has two metal layers, and is intended for 5-V supply, mixed mode applications. In all tests, the supply voltage was 5 V. In the adaptive comparator, only 4.5 W of the total power is consumed by the comparator, while the rest is dissipated in the other circuits necessary for control and prediction, which consume both static and dynamic power. 1 We 452/10). Compared with the comparator described in [7] , our adaptive comparator has a power-delay product that is better by a factor of 19 despite our use of a relatively slow 1.5-m technology.
A. Benefits of the Adaptive Comparator
Several inputs besides ramps were tested. Fig. 6 shows the performance of the adaptive comparator with a sinusoidal input. The performance is still very good. The power consumption is expected to be similar to the previous example.
Other tests were conducted using a predictor with a resistor constructed out of a follower-connected wide-linear-range OTA, which we shall hereafter refer to as a WLR resistor [9] . Although the use of a WLR resistor is not practical because of the resistor's large static power consumption, it is valuable for experimental investigations because its resistance may be varied with an electronic control voltage. With the predictor resistance changed to provide a lookahead of 1 V at each input slope, the adaptive comparator functioned well with input slopes from 200 V/s to 2 V/ s. The delay errors corresponded to less than 40 mV overshoot or undershoot in all cases, and yielded an improvement of at least 1 V/40 mV 25. The WLR resistance was scaled with input slope to yield predictor (RC) time constants that were constant fractions of the input ramp time. settling from approximately 0.5-4 V. The input is a 1-V/ s ramp, remaining high for most of the total period of 100 s. As expected, there is a long, straight section of slewing, followed by a small, rounded section of exponential settling. The slope actually consists of small jumps, occurring each time the charge pump makes a correction to the bias current of the comparator.
B. System Performance
We predicted that, because of mismatch within the charge pump, there would be some amount of drift in the bias voltage between comparisons. Because the leakage is roughly constant, the drift and associated comparator error should be proportional to the comparison period. Experiments indicate that the total comparator error is relatively constant when the input period is fast (i.e., when drift is not a dominant source of error), but begins to grow proportionally to the input period for longer comparison periods, confirming our predictions.
For many applications, such as synchronous rectifiers and some ADCs, comparisons will be frequent and nearly periodic, and there will be only small variations in the input from cycle to cycle. In these cases, the most important performance specification is steady-state error. The results of the steady-state error tests are plotted in Fig. 8 . Fig. 8 is a log-log plot of the absolute comparator error versus input slope. The predictor in these tests used a P-base resistor that set the lookahead to 1 s. For smaller input slopes, comparator error is almost inversely proportional to input slope, indicating a relatively steady voltage offset error. For inputs near the nominal design operating slope of 1 V/ s, the delay is less than 10 ns, providing excellent absolute performance.
IV. OPTIMAL OPERATION OF THE COMPARATOR
A. Comparator 1) Comparator Circuit Description: As shown in Fig. 9 , we chose an OTA-based comparator for simplicity. The comparator is composed of a wide-output-range OTA, followed by a string of inverters. The OTA devices were 16 m square, while the inverters were minimum sized. The OTA has a limited constant bias current, and thus, unlike the inverters, all of its transitions are slew-rate limited. For this reason, the OTA is the main source of delay in the comparator. In the 1.5-m process used, an inverter delay is 0.85 ns, and two inverters in series, even with the slow input slew rate, add less than 10 ns of delay, which is negligible compared with the total comparator delay, which is on the order of a microsecond.
2) Comparator Analysis: From a modeling standpoint, the comparator has a certain amount of switching charge that must be pumped to change the output of the comparator. The origin of this charge is the input capacitance of the first inverter, and the gate capacitances of the intermediate current mirrors and input transistors. The comparator changes state when the integral of the OTA output current, beginning at the time when the input voltages cross, is equal to the switching charge . At high input slopes, the common-mode node, labeled "common" in Fig. 9 , is also slew-rate limited. Depending on the specifics of the input signal, the effect of common-mode slewing can be modeled as an increase in that occurs at high input slopes. The addition to represents the additional charge required to change the common-mode voltage to follow the input.
For a mathematical analysis, we start with the exact inputoutput relationship for the OTA in subthreshold operation (5) where is the subthreshold exponential parameter and V is the thermal voltage [10] . Next, we assume that one of the inputs of the comparator is connected to an input , while the other is connected to a reference . Imposing these assumptions and the condition for comparator switching yields (6) where is the time delay of the comparator, and the time "0" is the instant and are equal. If we make the assumption that rises linearly with time (with slope ) as it crosses the linear region of the OTA, we can replace with . Fortunately, a closed form of the integral exists, and it is possible to obtain as a function of [10] , as shown in (7) (7) For large input slopes, the expression for comparator delay simplifies to , as expected for a slew-limited transition. Fig . 10 shows measurements of comparator delay versus input slope, plotted with a fit from (7). For V , we used a value of 48.54 mV, which was obtained from simulations. Setting to 100 fC produces a model that roughly predicts the observed delays of an OTA with 6.4-m-square devices. At the small slope end, the delay does not rise as quickly as predicted. A possible reason is that, due to the finite gain of the OTA, the OTA output may actually begin rising even before the inputs become equal, reducing the effective switching charge, i.e., (6) needs to be integrated from a negative time rather than from zero. At the large slope end, the delay is higher than (6) predicts due to the effective increase in . The horizontal line in Fig. 10 is the delay with a step input, 4.22 s, corresponding to the large-slope asymptote.
The first-order predictor implements a fixed negative delay of RC that is independent of the input slope. Thus, the adaptive comparator functions best when the comparator delay is also independent of signal slope. Appropriate regions of operation correspond to flat areas of the delay-slope graph (Fig. 10) , such as the regions between 0.1 and 1 V/ s, and regions greater than 10 V/ s. Of the two signal-independent regimes, operation in the higher slope regime is not possible, because a 4-s lookahead at 10 V/ s would imply a 40-V adjustment to the reference, requiring unrealistic supply voltages. For this comparator, best operation will be obtained when the input has a slope in the range of 0.1-1 V/ s. Because of the adaptive nature of the control loop, the comparator will also function with other input slopes, but the response to certain types of aperiodic signals will be compromised. Fig. 11 shows the steady-state bias current as a function of input slope. As expected, the bias current is low in the design region of operation, the middle section of the graph. With higher input slopes, the current rises very quickly for two main reasons. First, the predictor runs out of dynamic range above roughly 2 V/ s; the predictor saturates, pulling the reference to ground. Second, at slopes above 2 V/ s, the comparator's ef- fective switching charge increases, necessitating an increase in bias current. At lower input slopes, the comparator bias current rises because the comparator spends most of the switching time in the linear region, and the full bias current is not available to switch the comparator. In many ways, similarities are evident between this graph and Fig. 10 , the plot of comparator delay versus input slope. The adaptive comparator's bias current rises in regions of increased comparator delay.
3) Comparator Offset: In steady-state operation, the voltage offset of the comparator is irrelevant, because it is nulled by the control loop. If the input slope changes from comparison to comparison, however, there appears to be jitter in the comparator delay (independent of effects within the comparator), because the fixed voltage offset translates into a varying time offset. As a result, there are transient delay errors in the comparator output. Fortunately, these transient errors are limited in magnitude to the offset of the comparator and only appear for nonrepetitive inputs.
B. Instability and Chaos
The instability predicted by (3) was indeed observed under some operating conditions, though the system was somewhat more stable than the equations predicted. There are a few unmodeled effects that would contribute to keeping the circuit stable. Slewing within the circuit does not prevent instability but may reduce the amplitude of limit cycles to unobservable levels if the charge pump bias current is reduced sufficiently. A second effect occurs because of the inherent properties of MOS transistors. High input slopes, at which instability is most likely, necessitate high comparator bias currents, which in turn will push the comparator bias transistor into strong inversion. Compared with subthreshold operation, strong inversion gives much less transconductance for a given bias current, directly lowering the loop gain and helping to prevent instability.
Experimentally, instability was most readily observed in the adaptive comparators with the WLR resistor at low input slopes (0.05 V/ s) and large delays. The transition from stable operation to oscillation (jumping between two distinct trip times, one on each side of the ideal time) was easy to observe when the loop gain was increased. We increased the loop gain by in- Fig. 12 . Bifurcation diagram and plot of adaptive comparator instability. The input was a 0.5-V/s ramp, and the WLR transconductor bias was adjusted to give a lookahead of 1.02 V, though these choices were not critical to the phenomenon. The darkness of the plot is proportional to the density of comparator tripping, and the bias voltage is the source-to-gate voltage of the charge pump PMOS OTA bias transistor.
creasing the input slope, increasing the lookahead [ in (3)], or by increasing the bias current of the charge pump (thus reducing slewing).
In many cases, the transition to oscillation displayed tantalizingly rich behavior. Fig. 12 displays a typical example. The density of comparator output transitions is plotted against the time at which the comparator tripped relative to the ideal time, and the charge pump bias voltage. The figure shows several distinct regimes of operation.
With the charge pump bias below 0.55 V, the correction per cycle is small and the system is stable. With the charge pump bias between 0.55 and 0.77 V, internal dynamics in the charge pump appear to interact with the sampling delay and comparator delay to cause a continuous oscillation, i.e., the trip time slowly swings between the limits of its oscillation. Between 0.77 and 0.8 V, the charge-pump-caused dynamic oscillation ceases. As the bias voltage is increased beyond 0.8 V, the charge pump dynamics become extremely fast and the loop is now well modeled as a discrete system with little charge pump smoothing between iterations. This is the regime in which (3) would predict instability. Interestingly, however, the nonlinearities in the system dominate, and the route to instability is via the classic period doubling transitions to chaos: The comparator trip time oscillates between two values, then between four values, then between eight values, and very quickly becomes chaotic.
If the original stability equations are reexamined, the source of the chaotic behavior becomes clear. From (3), we have (8) Because we are using a linear model, the time error is proportional to the bias voltage error, so we may write simply (9) In the small-signal model in (3), we assumed that the voltage error, and hence the changes in were small, and substituted , the nominal delay, for . As the errors become larger, as is the case when instability results, it is more accurate to write . With this change, (9) becomes (10) Equation (10), however, is a unimodal discrete difference equation similar to the logistic difference equation. All such equations exhibit period doubling and chaotic behavior [12] .
V. EFFECTS OF CIRCUIT NONIDEALITIES
A. Predictor 1) Predictor Circuit Description:
The first-order predictor uses a linear extrapolation of the input signal to estimate the value at a future time, according to the following equation: (11) is the predicted output fed to the comparator, is the input, and is the time advance (ideally, equal to the comparator delay). In this application, the Laplace-transform zero that results from (11) is not created with a power-hungry active filter, but by making use of the inverting input to the comparator (which would ordinarily be connected directly to the reference voltage). The resulting circuit, shown in Fig. 13 , is unique in that it draws no quiescent power.
In Fig. 13 , we first ignore transistor M1 and explain its purpose later. Then, M2 and M3 form a simple current mirror. In addition to the noninverting input of the comparator, the input voltage drives a small (200-fF) capacitor feeding the current mirror. The current mirror pulls a proportional current (with a gain of 5 in this case) through the resistor, thereby reducing the reference voltage to the comparator by an amount proportional to the input slope. The voltage reduction is , where is the gain of the current mirror. This voltage drop is equivalent to adding the same voltage to the noninverting input, or replacing the input voltage by , which is exactly the first-order predictor desired, with . It is possible to add another capacitor to drive a PMOS current mirror that outputs current to the same predictor resistor and thus obtain operation for positive-slope and negative-slope inputs. Performance may suffer, however, because the adaptive controller must then match the comparator delay to two lookahead times, which may differ.
After the comparator trips and the input signal falls, capacitive coupling causes the current mirror gate voltage to fall below ground. The parasitic diodes inherent in NMOS devices clamp the voltage to one diode-drop below ground and shunt the excess current to substrate. On the next cycle of comparison, the input voltage must then rise by about two diode-drops to turn the current mirror back on, resulting in a dead zone within which the reference voltage of the comparator cannot lie. To reduce this dead zone at the expense of offset that may worsen dynamic performance, a source-follower clamp, implemented with transistor M1 in Fig. 13 , may be used. Such a clamp can reduce the dead zone to a few hundreds of millivolts if is slightly less than two diode-drops above ground. Dead-zone width and dynamic performance may be traded off for various applications.
2) Predictor Performance and Resistor Bandwidth:
The parasitic capacitance of integrated resistors in some processes is large enough to reduce the predictor bandwidth and compromise performance at high input slopes. We tested an ordinary polysilicon resistor, several types of P-base resistors, and the WLR resistor. P-base resistors may be isolated from bulk by an N-well that provides some control over the parasitic capacitance of the resistor. The well may be tied to to reduce depletion capacitance, floated to create a series capacitance from P-base to well to substrate, or bootstrapped by a voltage follower connected to a center tap on the resistor in order to degenerate the well-to-substrate capacitance. A wide linear range transconductor was also used to create an electronically variable WLR resistor [11] . The two active resistors consumed too much power to be worthwhile (The WLR resistor, for example, consumed 10.2 A, several times more than the rest of the circuit, and also added offset.) Of the remaining three options, the P-base resistor with well tied to V was found to have the least parasitic capacitance, so it was used for the tests presented in this paper.
A 1-V/ s input ramp was applied to a predictor with each type of resistor, the output was observed, and the 10%-90% rise time recorded. The results are tabulated in Fig. 14. The variations in the resistors were intended to primarily reduce parasitic capacitance to ground. In the P-base resistor, we found that large changes to the N-well voltage made no observable difference in performance, as long as the N-well voltage was high enough to keep all parasitic diodes turned off. Similarly, in the driven N-well configuration, the bias of the follower driving the N-well had little effect on rise time. These observations suggest that shunt capacitance across the resistor due to interfinger coupling dominates the parasitic capacitance to ground. Integrated processes with resistors that exhibit less parasitic capacitance or long resistors with only one finger would yield substantial bandwidth improvements. In this implementation of the adaptive comparator, the bandwidth of the resistor is the largest barrier to improved performance. The finite resistor bandwidth slows the response of the predictor such that it does not settle to its final value quickly. The incomplete settling reduces the effective lookahead of the predictor. The feedback loop is able to compensate for this error, but only by increasing the bias current of the comparator and worsening the power efficiency of our scheme.
There is one possible advantage to limited resistor bandwidth, namely, noise immunity. The pole created by the parasitic capacitance in the resistor, combined with the effective averaging performed by the comparator [as evidenced by the integral of (6)], will give the adaptive comparator superior high-frequency rejection. Whether high-frequency components of the input constitute noise or information will determine whether this feature of the adaptive comparator is a benefit or a drawback.
A final possibility for the resistor, which was not tested, is the use of triode-regime transistors. For enough resistance and linear range, it is likely that several transistors in series would be required. Each of the transistors would have to be provided with an accurate, floating bias voltage, which appears to be difficult without adding static power consumption.
B. Error Sampler
The error sampler measures the input voltage at the instant the comparator trips. A sampling capacitor is connected to the input, then disconnected when the comparator trips, sampling the error voltage. As is disconnected from the input, it is connected to the charge pump, which changes the error voltage into a bias-current correction. The switch is reconnected to the input when the comparator resets.
1) Error Sampler Circuit Description:
At the heart of the error sampler is an SPDT switch, which was constructed using two transmission-gate SPST switches. These switches consist of back-to-back NMOS and PMOS transistors with complementary gate drives, ensuring that the switch has low dynamic resistance at all common-mode voltages. A second benefit is that the charge injection from the opposing gate drives partially cancels.
Nonoverlapping gate drives are not necessary, since switch overlap is acceptable on the sampling transition. If there is overlap, a small amount of extra charge moves through the charge pump, resulting in a negligible increase in loop gain. Overlap must still be avoided on the reset transition, because at that point, the input may be near ground, while the charge pump OTA output will be near the reference voltage, and a large amount of charge could flow through the switch. Therefore, Fig. 15 shows that the gate drives to the sampling switch are delayed by two inverter delays relative to the signals to the pump switch . Though allowing some switch overlap during sampling, this simple scheme ensures a nonoverlapping reset.
2) Charge Injection in the Error Sampler: As the switches within the error sampler turn on and off, there is some charge injection, because the PMOS and NMOS devices within the transmission gates do not match. A detailed analysis of the present implementation [11] indicates that the switches will deposit an excess charge of 0.5 fC onto the sampling capacitor on each cycle. An excess charge of 0.5 fC on the 200-fF sampling capacitor corresponds to a negative offset of 2.5 mV, or equivalently, a 2.5-ns lead for a 1-V/ s input signal.
3) Dynamic Tracking Error: The error sampler is similar to conventional sample-and-hold circuits and suffers from the same dynamic tracking error. Because of the time constant associated with the small-signal resistance of and the 200-fF sampling capacitor, the capacitor voltage will lag the input voltage by a small amount. The simulated on-state resistance of the switch with a 3-V common mode is 21.3 k , resulting in a lag of 4.26 ns.
C. Charge Pump
The charge pump transfers the sampled error charge to the comparator bias device, with a change of sign, thus making a bias current correction in response to each comparator error.
1) Charge Pump Circuit Description:
The charge pump transfers the sampled error charge from the sampling capacitor to the gate and capacitor that determine the comparator bias current (Fig. 1) . We used the dual output OTA shown in Fig. 16 . As Fig. 1 shows, one output is connected to the gate of the bias device, forming the charge pump output, while the other is led back to the inverting input to form a low impedance node for the charge pump input. Because the outputs are matched, the current into the charge pump output equals the current into the charge pump. The noninverting input of the charge pump is connected to the reference voltage. Cascoding yields high output resistance, which is crucial in our application because the gate bias and the reference voltages usually differ by several volts, and we require the outputs of the OTA to match well, such that the charge transfer is proportional and linear.
2) Charge Pump Mismatch: Mismatch between the two outputs of the charge pump is a potentially large source of error. In steady state, the mismatch may be modeled as an external current injected onto the charge pump output. This excess current must be removed by the charge pump, and thence through the sampling capacitor. Equating the incoming and outgoing charge yields the following relationship: (12) is the duration of a comparator cycle, is the net fractional mismatch between the dual output currents of the charge pump, and is the current flowing through the output leg, to which the excess current is proportional. For a case with equal to 10 nA, a period of 10 s, and a 5% mismatch in output devices, the error voltage is 12.5 mV. If the charge pump bias current is reduced to 10 pA, the error voltage will fall to a negligible 12.5 V, at the expense of increased settling and response time.
3) Charge Pump Offset: The offset of the charge pump appears in series with the reference voltage, and the adaptive control loop can do nothing to correct for it. As a result, any offset on the charge pump OTA directly adds to the total offset of the system. This is not as severe a disadvantage as it may appear: The adaptive comparator allows speed and precision to be separated. The comparator must be fast, but need not be accurate, because the adaptive control loop will compensate for its errors. The charge pump must be accurate, but need not be fast. Thus, small devices may be used to create a fast comparator, while large devices may be used for an accurate charge pump. The addition of adaptive control eliminates the tradeoff present in a conventional comparator, where a single OTA or comparator (or a cascade of several) must be both fast and accurate.
VI. CONCLUSION
A. Future Work
The results of the laboratory tests suggest that improvements to the adaptive comparator may be possible in several areas.
The power consumption of the OTA comparator used here can certainly be reduced. Most high-performance low-power comparators use a multistage topology, with checks to keep devices in their forward active regions and improve switching speed. These methods could improve overall performance, though it is important to choose a comparator topology that has a relatively constant delay for the range of expected inputs.
Higher order predictors are an obvious extension of the research presented here, though the costs in noise sensitivity and power consumption may outweigh the other benefits.
It is clear that fast resistors are crucial to the proper operation of the adaptive comparator. While the techniques described show moderate improvements over a conventional P-base resistor by reducing parasitic capacitance to ground, they do not mitigate parallel parasitic capacitance, leaving an area for further development.
In some applications, it may be possible to dispose of the predictor altogether. When the input signal has nearly the same shape each cycle, but may come at varying times, such as in pulse-frequency modulated power converters, the predictor may be replaced with a fixed voltage offset. For instance, if the adaptive comparator is required to trip at 3 V, the comparator inverting input may be set at 2 V, and the adaptive control loop will adjust the bias current for the equivalent of a 1-V delay.
The specifics of a given application will undoubtedly make even more optimizations possible. In some cases, for example, the amount of prediction required may be small enough that it would be possible to use a triode-regime transistor in the predictor, giving much improved bandwidth and significantly reducing the size of the adaptive comparator on chip.
B. Summary
The adaptive comparator has been shown capable of reducing the delay of a comparator by a factor of 45, for equal power consumption. If a short delay is required, the adaptive comparator will use only a minuscule fraction of the power of a conventional comparator. Even with the simple comparator used, our adaptive comparator has a power-delay product that is more than an order of magnitude lower than even state-of-the-art asynchronous comparators, such as that described in [7] .
These results are possible with any input signals possessing a fair degree of cycle-to-cycle correlation, covering a very wide range of applications, including ADCs, power conversion, and sensor interface circuits.
In conclusion, we have presented an adaptive comparator, suitable for many of the applications of conventional asynchronous comparators, that will reduce comparator delay, or, if a short delay is required, power consumption, to a small fraction of that possible with conventional comparators.
